Electronic Components Datasheet Search |
|
CDCVF2505PWR Datasheet(PDF) 9 Page - Texas Instruments |
|
|
CDCVF2505PWR Datasheet(HTML) 9 Page - Texas Instruments |
9 / 23 page 9 CDCVF2505 www.ti.com SCAS640G – JULY 2000 – REVISED AUGUST 2016 Product Folder Links: CDCVF2505 Submit Documentation Feedback Copyright © 2000–2016, Texas Instruments Incorporated 9.4 Device Functional Modes The device has two functional modes: active and power down. The CDCVF2505 automatically switches from active to power down, and vice versa, when the detected CLKIN reference frequency is low. The PLL automatically switches on and tries to lock to the reference clock as soon as the input frequency exceeds 20 MHz (typical). The PLL switches off and tri-states the output buffers when the input frequency goes below 12 MHz (typical). (1) Full device functionality is specified for frequencies equal to or higher than 24 MHz. Below 1 MHz, the device goes in power-down mode in which the PLL is turned off and the outputs enter into Hi-Z mode. Table 1. Function Table INPUT OUTPUTS CLKIN 1Y (0:3) CLKOUT L L L H H H ≤1 MHz(1) Z Z |
Similar Part No. - CDCVF2505PWR |
|
Similar Description - CDCVF2505PWR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |