Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS4C256M8D2-25BIN Datasheet(PDF) 6 Page - Alliance Semiconductor Corporation

Part # AS4C256M8D2-25BIN
Description  Weak Strength Data-Output Driver Option
Download  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C256M8D2-25BIN Datasheet(HTML) 6 Page - Alliance Semiconductor Corporation

Back Button AS4C256M8D2-25BIN Datasheet HTML 2Page - Alliance Semiconductor Corporation AS4C256M8D2-25BIN Datasheet HTML 3Page - Alliance Semiconductor Corporation AS4C256M8D2-25BIN Datasheet HTML 4Page - Alliance Semiconductor Corporation AS4C256M8D2-25BIN Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C256M8D2-25BIN Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C256M8D2-25BIN Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C256M8D2-25BIN Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C256M8D2-25BIN Datasheet HTML 9Page - Alliance Semiconductor Corporation AS4C256M8D2-25BIN Datasheet HTML 10Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 70 page
background image
Basic Functionality
Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue for
a burst length of four or eight in a programmed sequence. Accesses begin with the registration of an Active command,
which is then followed by a Read or Write command. The address bits registered coincident with the active command
are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A14 select the row). The address
bits registered coincident with the Read or Write command are used to select the starting column location for the burst
access and to determine if the auto precharge command is to be issued.
Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed information
covering device initialization, register definition, command descriptions and device operation.
Power up and Initialization
DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those
specified may result in undefined operation.
Power-up and Initialization Sequence
The following sequence is required for POWER UP and Initialization.
1. Apply power and attempt to maintain CKE below 0.2*VDDQ and ODT*1 at a low state (all other inputs may be
undefined.)
- VDD, VDDL and VDDQ are driven from a single power converter output, AND
- VTT is limited to 0.95V max, AND
- Vref tracks VDDQ/2.
or
- Apply VDD before or at the same time as VDDL.
- Apply VDDL before or at the same time as VDDQ.
- Apply VDDQ before or at the same time as VTT & Vref.
at least one of these two sets of conditions must be met.
2. Start clock and maintain stable condition.
3. For the minimum of 200us after stable power and clock (CK, CK), then apply NOP or deselect & take CKE
high.
4. Wait minimum of 400ns then issue precharge all command. NOP or deselect applied during 400ns period.
5. Issue EMRS(2) command. (To issue EMRS(2) command, provide “Low” to BA0, “High” to BA1.)
6. Issue EMRS(3) command. (To issue EMRS(3) command, provide “High” to BA0 and BA1.)
7. Issue EMRS to enable DLL. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and
"Low" to BA1 and A12.)
8. Issue a Mode Register Set command for “DLL reset”.
(To issue DLL reset command, provide "High" to A8 and "Low" to BA0-1)
9. Issue precharge all command.
10. Issue 2 or more auto-refresh commands.
11. Issue a mode register set command with low to A8 to initialize device operation. (i.e. to program operating
parameters without resetting the DLL.
12. At least 200 clocks after step 8, EMRS OCD Default command (A9=A8= A7=1) followed by EMRS OCD
Exit command (A9=A8=A7=0) must be issued with other operating parameters of EMRS.
2Gb DDR2 - AS4C256M8D2
Confidential
-6/70-
Rev.1.0 Sep. 2015


Similar Part No. - AS4C256M8D2-25BIN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C256M8D3 ALSC-AS4C256M8D3 Datasheet
2Mb / 82P
   Fully synchronous operation
AS4C256M8D3-12BAN ALSC-AS4C256M8D3-12BAN Datasheet
2Mb / 82P
   8 internal banks for concurrent operation
AS4C256M8D3-12BCN ALSC-AS4C256M8D3-12BCN Datasheet
2Mb / 82P
   Fully synchronous operation
AS4C256M8D3-12BIN ALSC-AS4C256M8D3-12BIN Datasheet
2Mb / 82P
   Fully synchronous operation
AS4C256M8D3-15BCN ALSC-AS4C256M8D3-15BCN Datasheet
2Mb / 82P
   Fully synchronous operation
More results

Similar Description - AS4C256M8D2-25BIN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C16M16MD1 ALSC-AS4C16M16MD1 Datasheet
5Mb / 55P
   Programmable output buffer driver strength
logo
Silicon Laboratories
SI53320-28 SILABS-SI53320-28 Datasheet
1Mb / 51P
   Output Enable option
logo
STMicroelectronics
STV7622 STMICROELECTRONICS-STV7622 Datasheet
313Kb / 32P
   192 output plasma display panel data driver
logo
GSI Technology
GS8342QT37BGD-300I GSI-GS8342QT37BGD-300I Datasheet
503Kb / 29P
   ZQ pin for programmable output drive strength
logo
Maxim Integrated Produc...
MAX9324 MAXIM-MAX9324 Datasheet
274Kb / 12P
   One-to-Five LVPECL/LVCMOS Output Clock and Data Driver
19-2576; Rev 0; 10/02
logo
NXP Semiconductors
GD3162 NXP-GD3162 Datasheet
218Kb / 11P
   Advanced IGBT/SiC gate driver with dynamic gate strength adjust
Rev. 1 - 29 November 2022
logo
Microchip Technology
MCP37210-200 MICROCHIP-MCP37210-200 Datasheet
3Mb / 116P
   Output Data Format
07/14/15
logo
NXP Semiconductors
GD3162 NXP-GD3162_V01 Datasheet
193Kb / 10P
   Advanced IGBT/SiC gate driver with dynamic gate strength adjust
Rev. 1.1 - 10 May 2023
logo
Laird Tech Smart Techno...
BSR-U LSTD-BSR-U Datasheet
207Kb / 2P
   High mechanical strength
logo
Maxim Integrated Produc...
MAX9323 MAXIM-MAX9323 Datasheet
272Kb / 11P
   One-to-Four LVCMOS-to-LVPECL Output Clock and Data Driver
19-2575; Rev 0; 10/02
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com