 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AS4C128M32MD2-18BCN Datasheet(PDF) 8 Page - Alliance Semiconductor Corporation |
|
||||||||||||||||||||||||||||||
AS4C128M32MD2-18BCN Datasheet(HTML) 8 Page - Alliance Semiconductor Corporation |
|
|
8 / 103 page  Power-Up, Initialization, and Power-Off LPDDR2 devices must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation. Power Ramp and Device Initialization The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory and applies to devices. Voltage Ramp: While applying power (after Ta), CKE must be held LOW (=<0.2 x VDDCA), and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. Following the completion of the voltage ramp (Tb), CKE must be maintained LOW. DQ, DM, DQS and DQS voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latch up. CK, CK, CS, and CA input levels must be between VSSCA and VDDCA during voltage ramp to avoid latch-up. The following conditions apply: Ta is the point where any power supply first reaches 300 mV. After Ta is reached, VDD1 must be greater than VDD2 - 200 mV. After Ta is reached, VDD1 and VDD2 must be greater than VDDCA - 200 mV. After Ta is reached, VDD1 and VDD2 must be greater than VDDQ - 200 mV. After Ta is reached, VREF must always be less than all other supply voltages. The voltage difference between any of VSS, VSSQ, and VSSCA pins may not exceed 100 mV. Tb is the point when all supply voltages are within their respective min/max operating conditions. Reference voltages shall be within their respective min/max operating conditions a minimum of 5 clocks before CKE goes high. Power ramp duration tINIT0 (Tb - Ta) must be no greater than 20 ms. For supply and reference voltage operating conditions, see DC power table. Beginning at Tb, CKE must remain LOW for at least Tinit1 = 100 ns, after which CKE can be asserted HIGH. The clock must be stable at least Tinit2 = 5 x Tck prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS, and CA inputs must observe setup and hold requirements (Tis, Tih) with respect to the first rising clock edge (as well as to subsequent falling and rising edges). If any MRRs are issued, the clock period must be within the range defined for tCKb (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, Tdqsck) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least Tinit3 = 200us (Td). RESET Command: After Tinit3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least Tinit4=1us while keeping CKE asserted and issuing NOP commands. AS4C128M32MD2-18BCN AS4C128M32MD2-18BIN Confidential -8／103- Rev.1.0 June 2016 |
Similar Part No. - AS4C128M32MD2-18BCN |
|
Similar Description - AS4C128M32MD2-18BCN |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
