Electronic Components Datasheet Search |
|
X5043M8I-4.5A Datasheet(PDF) 6 Page - Xicor Inc. |
|
X5043M8I-4.5A Datasheet(HTML) 6 Page - Xicor Inc. |
6 / 20 page X5043/X5045 Characteristics subject to change without notice. 6 of 20 REV 1.1.2 5/29/01 www.xicor.com Write Enable Latch The device contains a Write Enable Latch. This latch must be SET before a Write Operation is initiated. The WREN instruction will set the latch and the WRDI instruction will reset the latch (Figure 3). This latch is automatically reset upon a power-up condition and after the completion of a valid byte, page, or status register write cycle. The latch is also reset if WP is brought LOW. When issuing a WREN, WRDI or RDSR commands, it is not necessary to send a byte address or data. Figure 5. Write Enable/Disable Latch Sequence Status Register The Status Register contains four nonvolatile control bits and two volatile status bits. The control bits set the operation of the watchdog timer and the memory block lock protection. The Status Register is formatted as shown in “Status Register”. Status Register: (Default = 30H) The Write-In-Progress (WIP) bit is a volatile, read only bit and indicates whether the device is busy with an internal nonvolatile write operation. The WIP bit is read using the RDSR instruction. When set to a “1”, a non- volatile write operation is in progress. When set to a “0”, no write is in progress. The Write Enable Latch (WEL) bit indicates the status of the “write enable” latch. When WEL = 1, the latch is set and when WEL = 0 the latch is reset. The WEL bit is a volatile, read only bit. The WREN instruction sets the WEL bit and the WRDS instruction resets the WEL bit. The block lock bits, BL0 and BL1, set the level of block lock protection. These nonvolatile bits are programmed using the WRSR instruction and allow the user to pro- tect one quarter, one half, all or none of the EEPROM array. Any portion of the array that is block lock pro- tected can be read but not written. It will remain pro- tected until the BL bits are altered to disable block lock protection of that portion of memory. The Watchdog Timer bits, WD0 and WD1, select the Watchdog Time-out Period. These nonvolatile bits are programmed with the WRSR instruction. Read Status Register To read the Status Register, pull CS low to select the device, then send the 8-bit RDSR instruction. Then the contents of the Status Register are shifted out on the SO line, clocked by CLK. Refer to the Read Status Register Sequence (Figure 6). The Status Register may be read at any time, even during a Write Cycle. Write Status Register Prior to any attempt to write data into the status regis- ter, the “Write Enable” Latch (WEL) must be set by issuing the WREN instruction (Figure 5). First pull CS LOW, then clock the WREN instruction into the device and pull CS HIGH. Then bring CS LOW again and enter the WRSR instruction followed by 8 bits of data. These 8 bits of data correspond to the contents of the status register. The operation ends with CS going HIGH. If CS does not go HIGH between WREN and WRSR, the WRSR instruction is ignored. 7 6 5 4 3210 0 0 WD1 WD0 BL1 BL0 WEL WIP 01234567 CS SI SCK High Impedance SO Status Reg Bits Array Addresses Protected BL1 BL0 X5043/X5045 0 0 None 0 1 $180–$1FF 1 0 $100–$1FF 1 1 $000–$1FF Status Register Bits Watchdog Time Out (Typical) WD1 WD0 0 0 1.4 seconds 0 1 600 milliseconds 1 0 200 milliseconds 1 1 disabled (factory default) |
Similar Part No. - X5043M8I-4.5A |
|
Similar Description - X5043M8I-4.5A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |