Electronic Components Datasheet Search |
|
SN65LV1224DB Datasheet(PDF) 1 Page - Texas Instruments |
|
SN65LV1224DB Datasheet(HTML) 1 Page - Texas Instruments |
1 / 20 page SN65LV1023/SN65LV1224 30MHz TO 66MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527G − FEBRUARY 2002 − REVISED JANUARY 2005 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 D 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock D Pin-Compatible Superset of NSM DS92LV1023/DS92LV1224 D Chipset (Serializer/Deserializer) Power Consumption <450 mW (Typ) at 66 MHz D Synchronization Mode for Faster Lock D Lock Indicator D No External Components Required for PLL D Low-Cost 28-Pin SSOP Package D Industrial Temperature Qualified, TA = −40°C to 85°C D Programmable Edge Trigger on Clock D Flow-Through Pinout for Easy PCB Layout 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 SYNC1 SYNC2 DIN0 DIN1 DIN2 DIN3 DIN4 DIN5 DIN6 DIN7 DIN8 DIN9 TCLK_R/F TCLK DVCC DVCC AVCC AGND PWRDN AGND DO+ DO− AGND DEN AGND AVCC DGND DGND SN65LV1023 Serializer 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 AGND RCLK_R/F REFCLK AVCC RI+ RI− PWRDN REN RCLK LOCK AVCC AGND AGND DGND ROUT0 ROUT1 ROUT2 ROUT3 ROUT4 DVCC DGND DVCC DGND ROUT5 ROUT6 ROUT7 ROUT8 ROUT9 SN65LV1224 Deserializer description The SN65LV1023 serializer and SN65LV1224 deserializer comprise a 10-bit serdes chipset designed to transmit and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 30 MHz to 66 MHz. Including overhead, this translates into a serial data rate between 360-Mbps and 792-Mbps payload encoded throughput. Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode, the deserializer establishes lock within specified, shorter time parameters. The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is available to place the output pins in the high-impedance state without losing PLL lock. The SN65LV1023 and SN65LV1224 are characterized for operation over ambient air temperature of –40 °C to 85 °C. ORDERING INFORMATION DEVICE PART NUMBER Serializer SN65LV1023DB Deserializer SN65LV1224DB Copyright 2002 − 2005, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. |
Similar Part No. - SN65LV1224DB |
|
Similar Description - SN65LV1224DB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |