Electronic Components Datasheet Search |
|
S7G2 Datasheet(PDF) 85 Page - Renesas Technology Corp |
|
S7G2 Datasheet(HTML) 85 Page - Renesas Technology Corp |
85 / 116 page R01DS0262EU0100 Rev.1.00 Page 85 of 113 Feb 23, 2016 S7G2 2. Electrical Characteristics 2.3.17 PDC Timing Note 1. tPBcyc: PCLKB cycle. Figure 2.68 PDC input clock timing Figure 2.69 PDC output clock timing Table 2.32 PDC timing Conditions: Middle drive output is selected in the port drive capability bit in the PmnPFS register. Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF Item Symbol Min Max Unit Test conditions PDC PIXCLK input cycle time tPIXcyc 37 - ns Figure 2.68 PIXCLK input high pulse width tPIXH 10 - ns PIXCLK input low pulse width tPIXL 10 - ns PIXCLK rise time tPIXr -5 ns PIXCLK fall time tPIXf -5 ns PCKO output cycle time tPCKcyc 2 × tPBcyc -ns Figure 2.69 PCKO output high pulse width tPCKH (tPCKcyc – tPCKr – tPCKf)/2 – 3 - ns PCKO output low pulse width tPCKL (tPCKcyc – tPCKr – tPCKf)/2 – 3 - ns PCKO rise time tPCKr -5 ns PCKO fall time tPCKf -5 ns VSYNV/HSYNC input setup time tSYNCS 10 - ns Figure 2.70 VSYNV/HSYNC input hold time tSYNCH 5- ns PIXD input setup time tPIXDS 10 - ns PIXD input hold time tPIXDH 5- ns tPIXcyc tPIXH tPIXf tPIXL tPIXr PIXCLK input tPCKcyc tPCKH tPCKf tPCKL tPCKr PCKO pin output |
Similar Description - S7G2 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |