 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HT49C30-1 Datasheet(PDF) 9 Page - Holtek Semiconductor Inc |
|
||||||||||||||||||||||||||||||
HT49C30-1 Datasheet(HTML) 9 Page - Holtek Semiconductor Inc |
|
|
9 / 43 page  HT49R30A-1/HT49C30-1/HT49C30L Rev. 1.10 9 September 25, 2002 When a control transfer takes place, an additional dummy cycle is required. Program memory - ROM The program memory is used to store the program in- structions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048 ´14 bits which are addressed by the PC and table pointer. Certain locations in the ROM are reserved for special usage: · Location 000H Location 000H is reserved for program initialization. After chip reset, the program always begins execution at this location. · Location 004H Location 004H is reserved for the external interrupt service program. If the INT0 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H. · Location 008H Location 008H is reserved for the external interrupt service program also. If the INT1 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H. · Location 00CH Location 00CH is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the inter- rupt is enabled and the stack is not full, the program begins execution at location 00CH. · Location 010H Location 010H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 010H. · Location 014H Location 014H is reserved for the real time clock inter- rupt service program. If a real time clock interrupt oc- curs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H. · Table location Any location in the ROM can be used as a look-up ta- ble. The instructions ²TABRDC [m]² (the current page, 1 page=256 words) and ²TABRDL [m]² (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the ta- ble word are all transferred to the lower portion of TBLH, and the remaining 2 bit is read as ²0². The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions re- quire 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user ¢s requirements. Stack register - STACK The stack register is a special part of the memory used to save the contents of the PC. The stack is organized into 4 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its acti- vated level is indexed by a stack pointer (SP) and is nei- ther readable nor writeable. At a commencement of a subroutine call or an interrupt acknowledgment, the contents of the PC is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a re- turn instruction (RET or RETI), the contents of the PC is 0 0 0 H 0 0 4 H 0 0 8 H 1 4 b i t s P r o g r a m R O M 0 1 0 H 7 . . H N o t e : n r a n g e s f r o m 0 t o 7 0 1 4 H 0 0 C H n 0 0 H n . . H D e v i c e i n i t i a l i z a t i o n p r o g r a m E x t e r n a l i n t e r r u p t 0 s u b r o u t i n e T i m e r / e v e n t c o u n t e r i n t e r r u p t s u b r o u t i n e L o o k - u p t a b l e ( 2 5 6 w o r d s ) E x t e r n a l i n t e r r u p t 1 s u b r o u t i n e T i m e B a s e I n t e r r u p t R T C I n t e r r u p t L o o k - u p t a b l e ( 2 5 6 w o r d s ) Program memory Instruction(s) Table Location *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 *0 TABRDC [m] P10 P9 P8 @7 @6 @5 @4 @3 @2 @1 @0 TABRDL [m] 1 1 1 @7 @6 @5 @4 @3 @2 @1 @0 Table location Note: *10~*0: Table location bits P10~P8: Current program counter bits @7~@0: Table pointer bits |
Similar Part No. - HT49C30-1 |
|
Similar Description - HT49C30-1 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
