Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS24C64-2 Datasheet(PDF) 4 Page - Integrated Silicon Solution, Inc

Part # IS24C64-2
Description  65,536-bit/32,768-bit 2-WIRE SERIAL CMOS EEPROM
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS24C64-2 Datasheet(HTML) 4 Page - Integrated Silicon Solution, Inc

  IS24C64-2 Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS24C64-2 Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS24C64-2 Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS24C64-2 Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS24C64-2 Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS24C64-2 Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS24C64-2 Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS24C64-2 Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS24C64-2 Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
4
Integrated Silicon Solution, Inc. — 1-800-379-4774
PRELIMINARY INFORMATION
Rev. 00B
04/04/01
IS24C32-2/3
IS24C64-2/3
ISSI®
Acknowledge Polling
The disabling of the inputs can be used to take advantage
of the typical write cycle time. Once the stop condition is
issued to indicate the end of the host's write operation, the
IS24CXX initiates the internal write cycle. ACK polling can
be initiated immediately. This involves issuing the start
condition followed by the slave address for a write operation.
If the IS24CXX is still busy with the write operation, no
ACK will be returned. If the IS24CXX has completed the
write operation, an ACK will be returned and the host can
then proceed with the next read or write operation.
READ OPERATION
READ operations are initiated in the same manner as
WRITE operations, except that the read/write bit of the
slave address is set to “1”. There are three READ
operation options: current address read, random address
read and sequential read.
Current Address Read
The IS24CXX contains an internal address counter which
maintains the address of the last byte accessed,
incremented by one. For example, if the previous operation
is either a read or write operation addressed to the
address location n, the internal address counter would
increment to address location n+1. When the IS24CXX
receives the Device Addressing Byte with a READ
operation (read/write bit set to “1”), it will respond an
ACKnowledge and transmit the 8-bit data word stored at
address location n+1. The master will not acknowledge
the transfer but does generate a STOP condition and the
IS24CXX discontinues transmission. If 'n' is the last byte
of the memory, then the data from location '0' will be
transmitted. (Refer to Figure 8. Current Address Read
Diagram.)
Random Address Read
Selective READ operations allow the Master device to
select at random any memory location for a READ
operation. The Master device first performs a 'dummy'
write operation by sending the START condition, slave
address and word address of the location it wishes to
read. After the IS24CXX acknowledge the word address,
the Master device resends the START condition and the
slave address, this time with the R/
W bit set to one. The
IS24CXX then responds with its acknowledge and sends
the data requested. The master device does not send an
acknowledge but will generate a STOP condition. (Refer
to Figure 9. Random Address Read Diagram.)
Sequential Read
Sequential Reads can be initiated as either a Current
Address Read or Random Address Read. After the
IS24CXX sends initial byte sequence, the master device
now responds with an ACKnowledge indicating it requires
additional data from the IS24CXX. The IS24CXX continues
to output data for each ACKnowledge received. The
master device terminates the sequential READ operation
by pulling SDA HIGH (no ACKnowledge) indicating the
last data word to be read, followed by a STOP condition.
The data output is sequential, with the data from address
n followed by the data from address n+1, ... etc. The
address counter increments by one automatically, allowing
the entire memory contents to be serially read during
sequential read operation. When the memory address
boundary (8191 for IS24C64-2 and IS24C64-3; 4095 for
IS24C32-2 and IS24C32-3) is reached, the address counter
“rolls over” to address 0, and the IS24CXX-2 continues to
output data for each ACKnowledge received. (Refer to
Figure 10. Sequential Read Operation Starting with a
Random Address READ Diagram.)


Similar Part No. - IS24C64-2

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS24C64A ISSI-IS24C64A Datasheet
132Kb / 17P
   64K-bit/32K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C64A-2GI ISSI-IS24C64A-2GI Datasheet
132Kb / 17P
   64K-bit/32K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C64A-2GLI ISSI-IS24C64A-2GLI Datasheet
132Kb / 17P
   64K-bit/32K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C64A-2PI ISSI-IS24C64A-2PI Datasheet
132Kb / 17P
   64K-bit/32K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C64A-2PLI ISSI-IS24C64A-2PLI Datasheet
132Kb / 17P
   64K-bit/32K-bit 2-WIRE SERIAL CMOS EEPROM
More results

Similar Description - IS24C64-2

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS24C32C ISSI-IS24C32C Datasheet
187Kb / 20P
   32K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C128 ISSI-IS24C128_09 Datasheet
297Kb / 16P
   128K-bit 2-WIRE SERIAL CMOS EEPROM
logo
List of Unclassifed Man...
MTV24C08 ETC-MTV24C08 Datasheet
103Kb / 14P
   2-Wire 8912-Bit Serial CMOS EEPROM
logo
Integrated Silicon Solu...
24C256 ISSI-24C256 Datasheet
51Kb / 12P
   262,144-bit 2-WIRE SERIAL CMOS EEPROM
24C128 ISSI-24C128 Datasheet
53Kb / 12P
   131,072-bit 2-WIRE SERIAL CMOS EEPROM
IS24C128B ISSI-IS24C128B Datasheet
482Kb / 17P
   128K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C01B ISSI-IS24C01B Datasheet
142Kb / 19P
   1K-bit/2K-bit 2-WIRE SERIAL CMOS EEPROM
IS24L128 ISSI-IS24L128 Datasheet
117Kb / 15P
   128K-bit/ 256K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C128A ISSI-IS24C128A Datasheet
125Kb / 17P
   128K-bit/ 256K-bit 2-WIRE SERIAL CMOS EEPROM
IS24C32A ISSI-IS24C32A Datasheet
132Kb / 17P
   64K-bit/32K-bit 2-WIRE SERIAL CMOS EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com