Dual 1:5 Differential Clock Drivers with LVPECL

Inputs and LVDS Outputs

4

_______________________________________________________________________________________

SUPPLY CURRENT vs. TEMPERATURE

TEMPERATURE (

°C)

60

35

10

-15

70

75

80

85

90

65

-40

85

INPUTS OPEN, OUTPUTS TERMINATED

WITH 100

Ω DIFFERENTIAL

vs. CLK_ FREQUENCY

CLK_ FREQUENCY (GHz)

1.5

1.0

0.5

100

200

300

400

0

0

2.0

OUTPUT RISE/FALL TIME

vs. TEMPERATURE

TEMPERATURE (

°C)

60

35

10

-15

190

200

210

220

230

180

-40

85

FALL TIME

RISE TIME

CLK-TO-Q PROPAGATION DELAY

vs. TEMPERATURE

TEMPERATURE (

°C)

60

35

10

-15

315

320

325

330

335

340

310

-40

85

CLK-TO-Q PROPAGATION DELAY vs. HIGH

HIGH VOLTAGE OF DIFFERENTIAL INPUT (V)

2.4

2.1

1.8

1.5

322.5

323.0

323.5

324.0

322.0

1.2

Typical Operating Characteristics

Note 1: Measurements are made with the device in thermal equilibrium.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.

Note 3: DC parameters are production tested at +25°C. DC limits are guaranteed by design and characterization over the full oper-

ating temperature range.

Note 4: Guaranteed by design and characterization, and are not production tested. Limits are set to ±6 sigma.

Note 5: All outputs loaded with 100

Note 6: Measured between outputs of the same device at the signal crossing points for a same-edge transition.

Note 8: Device jitter added to the input signal.

AC ELECTRICAL CHARACTERISTICS (continued)

Ω ±1%,

-40°C

+25°C

+85°C

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

MIN

TYP

MAX

MIN

TYP

MAX

UNITS

Differential

Output Rise/Fall

Time

20% to 80%, Figure 1

140

200

300

140

205

300

140

205

300

ps