Electronic Components Datasheet Search |
|
GS81302Q18AGD-375I Datasheet(PDF) 6 Page - GSI Technology |
|
GS81302Q18AGD-375I Datasheet(HTML) 6 Page - GSI Technology |
6 / 29 page GS81302Q18/36AGD-400/375/333/300/250 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.00a 5/2017 6/29 © 2017, GSI Technology Preliminary SigmaQuad-II B2 SRAM DDR Write The write port samples the status of the W pin at each rising edge of K and the Address Input pins on the following rising edge of K. A low on the Write Enable-bar pin, W, begins a write cycle. The first of the data-in pairs associated with the write command is clocked in with the same rising edge of K used to capture the write command. The second of the two data in transfers is captured on the rising edge of K along with the write address. Clocking in a high on W causes a write port deselect cycle. SigmaQuad-II B2 Double Data Rate SRAM Write First Write A Read B Read C Write D NOP Read E Write F Read G Write H NOP A B C D E F G H A A+1 D D+1 F F+1 H H+1 A A+1 D D+1 F F+1 H H+1 B B+1 C C+1 E E+1 K K Address R W BWx D C C Q CQ CQ |
Similar Part No. - GS81302Q18AGD-375I |
|
Similar Description - GS81302Q18AGD-375I |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |