AD9445BSVZ-105 datasheet(7/41 Pages) AD

Part #	AD9445BSVZ-105

Description	14-Bit, 105/125 MSPS, IF Sampling ADC

Download	41 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

7 / 41 page

AD9445

Rev. 0 | Page 6 of 40

DIGITAL SPECIFICATIONS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, RLVDS_BIAS = 3.74 kΩ, unless otherwise noted.

Table 3.

AD9445BSVZ-105

AD9445BSVZ-125

Parameter

Temp

Min

Typ

Max

Min

Typ

Max

Unit

CMOS LOGIC INPUTS (DFS, DCS MODE, OUTPUT MODE)

High Level Input Voltage

Full

2.0

V

Low Level Input Voltage

Full

0.8

V

High Level Input Current

Full

200

μA

Low Level Input Current

Full

−10

+10

−10

+10

μA

Input Capacitance

Full

2

pF

DIGITAL OUTPUT BITS—CMOS MODE (D0 to D13, OTR)1

DRVDD = 3.3 V

High Level Output Voltage

Full

3.25

V

Low Level Output Voltage

Full

0.2

V

DIGITAL OUTPUT BITS—LVDS MODE (D0 to D13, OTR)

VOD Differential Output Voltage2

Full

247

545

247

545

mV

VOS Output Offset Voltage

Full

1.125

1.375

1.125

1.375

V

CLOCK INPUTS (CLK+, CLK−)

Differential Input Voltage

Full

0.2

V

Common-Mode Voltage

Full

1.3

1.5

1.6

1.3

1.5

1.6

V

Differential Input Resistance

Full

1.1

1.4

1.7

1.1

1.4

1.7

kΩ

Differential Input Capacitance

Full

2

pF

1 Output voltage levels measured with 5 pF load on each output.

2 LVDS RTERM = 100 Ω.

SWITCHING SPECIFICATIONS

AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, unless otherwise noted.

Table 4.

AD9445BSVZ-105

AD9445BSVZ-125

Parameter

Temp

Min

Typ

Max

Min

Typ

Max

Unit

CLOCK INPUT PARAMETERS

Maximum Conversion Rate

Full

105

125

MSPS

Minimum Conversion Rate

Full

10

MSPS

CLK Period

Full

9.5

8.0

ns

CLK Pulse Width High1 (tCLKH)

Full

3.8

3.2

ns

CLK Pulse Width Low1 (tCLKL)

Full

3.8

3.2

ns

DATA OUTPUT PARAMETERS

Output Propagation Delay—CMOS (tPD)2 (Dx, DCO+)

Full

3.35

ns

Output Propagation Delay—LVDS (tPD)3 (Dx+), (tCPD)3 (DCO+)

Full

2.1

3.6

4.8

2.3

3.6

4.8

ns

Pipeline Delay (Latency)

Full

13

Cycles

Aperture Delay (tA)

Full

ns

Aperture Uncertainty (Jitter, tJ)

Full

60

fsec

rms

1 With duty cycle stabilizer (DCS) enabled.

2 Output propagation delay is measured from clock 50% transition to data 50% transition with 5 pF load.

3 LVDS RTERM = 100 Ω. Measured from the 50% point of the rising edge of CLK+ to the 50% point of the data transition.

Similar Part No. - AD9445BSVZ-105

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9445BSVZ-105	965Kb / 40P	14-Bit, 105/125 MSPS, IF Sampling ADC REV. 0

More results

Similar Description - AD9445BSVZ-105

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9445	972Kb / 40P	14-Bit, 105/125 MSPS, IF Sampling ADC REV. 0
	AD9445	965Kb / 40P	14-Bit, 105/125 MSPS, IF Sampling ADC REV. 0
	AD9433	525Kb / 20P	12-Bit, 105 MSPS/125 MSPS, IF Sampling ADC REV. A
	AD9433BSVZ-125	525Kb / 20P	12-Bit, 105 MSPS/125 MSPS, IF Sampling ADC REV. A
	AD9433BSQZ-125	525Kb / 20P	12-Bit, 105 MSPS/125 MSPS, IF Sampling ADC REV. A
	AD9433	1,001Kb / 24P	12-Bit, 105 MSPS/125 MSPS IF Sampling A/D Converter REV. 0
	AD9255BCPZRL7-80	1Mb / 44P	14-Bit, 125 MSPS/105 MSPS/80 MSPS REV. C
	AD9253	1Mb / 40P	Quad, 14-Bit, 80 MSPS/105 MSPS/125 MSPS REV. 0
	AD9461	703Kb / 29P	16-Bit, 130 MSPS IF Sampling ADC
	AD9461	820Kb / 28P	16-Bit, 130 MSPS IF Sampling ADC REV. 0

More results

AD9445BSVZ-105 Datasheet(PDF) 7 Page - Analog Devices

AD9445BSVZ-105 Datasheet(HTML) 7 Page - Analog Devices

Similar Part No. - AD9445BSVZ-105

Similar Description - AD9445BSVZ-105

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL