Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

MC100ES6222 Datasheet(HTML) 1 Page - Motorola, Inc

Part No. MC100ES6222
Description  Low Voltage 1:15 Differential ECL/PECL Clock Divider and Fanout Buffer
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo 

MC100ES6222 Datasheet(HTML) 1 Page - Motorola, Inc

 
Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 12 page
background image
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MC100ES6222/D
Rev 1, 11/2002
© Motorola, Inc. 2002
Low Voltage 1:15 Differential
ECL/PECL Clock Divider and
Fanout Buffer
The Motorola MC100ES6222 is a bipolar monolithic differential clock
fanout buffer. Designed for most demanding clock distribution systems,
the MC100ES6222 supports various applications that require the
distribution of precisely aligned differential clock signals. Using SiGe
technology and a fully differential architecture, the device offers very low
skew outputs and superior digital signal characteristics. Target
applications for this clock driver is high performance clock distribution in
computing, networking and telecommunication systems.
Features
15 differential ECL/PECL outputs (4 output banks)
2 selectable differential ECL/PECL inputs
Selectable ÷1 or ÷2 frequency divider
130 ps maximum device skew
Supports DC to 3 GHz input frequency
Single 3.3V, -3.3V, 2.5V or -2.5V supply
Standard 52 lead LQFP package with exposed pad for enhanced thermal
characteristics
Supports industrial temperature range
Pin and function compatible to the MC100EP222
Functional Description
The MC100ES6222 is designed for low skew clock distribution systems and supports clock frequencies up to 3 GHz. The
CLK0 and CLK1 inputs can be driven by ECL or PECL compatible signals. Each of the four output banks of two, three, four and
six differential clock output pairs can be independently configured to distribute the input frequency or
÷2 of the input frequency.
The FSELA, FSELB, FSELC, FSELD and CLK_SEL are asychronous control inputs. Any changes of the control inputs require a
MR pulse for resynchronization of the the
÷2 outputs. For the functionality of the MR control input, see Figure 5. , “Functional
Diagram,” on page 7.
In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even if
only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts
being used on that side should be terminated.
The MC100ES6222 can be operated from a single 3.3V or 2.5V supply. As most other ECL compatible devices, the
MC100ES6222 supports positive (PECL) and negative (ECL) supplies. The MC100ES6222 is pin and function compatible to the
MC100EP222.
MC100ES6222
LOW–VOLTAGE
1:15 DIFFERENTIAL
ECL/PECL CLOCK DIVIDER
AND FANOUT DRIVER
TB SUFFIX
52–LEAD LQFP PACKAGE
EXPOSED PAD
CASE 1336A
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn