Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9957 Datasheet(PDF) 11 Page - Analog Devices

Part # AD9957
Description  1 GSPS Quadrature Digital Upconverter
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9957 Datasheet(HTML) 11 Page - Analog Devices

Back Button AD9957_17 Datasheet HTML 7Page - Analog Devices AD9957_17 Datasheet HTML 8Page - Analog Devices AD9957_17 Datasheet HTML 9Page - Analog Devices AD9957_17 Datasheet HTML 10Page - Analog Devices AD9957_17 Datasheet HTML 11Page - Analog Devices AD9957_17 Datasheet HTML 12Page - Analog Devices AD9957_17 Datasheet HTML 13Page - Analog Devices AD9957_17 Datasheet HTML 14Page - Analog Devices AD9957_17 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 62 page
background image
AD9957
Data Sheet
Rev. E | Page 10 of 61
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
I/O1
Description
1, 24, 61, 72, 86,
87, 93, 97 to 100
NC
Not Connected. Allow the device pin to float.
2
PLL_LOOP_FILTER
I
PLL Loop Filter Compensation. See External PLL Loop Filter Components section.
3, 6, 89, 92
AVDD (1.8V)
I
Analog Core VDD. 1.8 V analog supplies.
74 to 77, 83
AVDD (3.3V)
I
Analog DAC VDD. 3.3 V analog supplies.
17, 23, 30, 47, 57,
64
DVDD (1.8V)
I
Digital Core VDD. 1.8 V digital supplies.
11, 15, 21, 28, 45,
56, 66
DVDD_I/O (3.3V)
I
Digital Input/Output VDD. 3.3 V digital supplies.
4, 5, 73, 78, 79,
82, 85, 88, 96
AGND
I
Analog Ground.
13, 16, 22, 29, 46,
58, 62, 63, 65
DGND
I
Digital Ground.
7
SYNC_IN+
I
Synchronization Signal, Digital Input (Rising Edge Active). Synchronization signal from
external master to synchronize internal subclocks. See the Synchronization of Multiple
Devices section.
8
SYNC_IN−
I
Synchronization Signal, Digital Input (Falling Edge Active). Synchronization signal from
external master to synchronize internal subclocks. See the Synchronization of Multiple
Devices section.
9
SYNC_OUT+
O
Synchronization Signal, Digital Output (Rising Edge Active). Synchronization signal from
internal device subclocks to synchronize external slave devices. See the Synchronization of
Multiple Devices section.
10
SYNC_OUT−
O
Synchronization Signal, Digital Output (Falling Edge Active). Synchronization signal from
internal device subclocks to synchronize external slave devices. See the Synchronization of
Multiple Devices section.
12
SYNC_SMP_ERR
O
Synchronization Sample Error, Digital Output (Active High). A high on this pin indicates
that the AD9957 did not receive a valid sync signal on SYNC_IN+/SYNC_IN−. See the
Synchronization of Multiple Devices section.
14
MASTER_RESET
I
Master Reset, Digital Input (Active High). This pin clears all memory elements and sets
registers to default values.
18
EXT_PWR_DWN
I
External Power-Down, Digital Input (Active High). A high level on this pin initiates the
currently programmed power-down mode. See the Power-Down Control section for
further details. If unused, tie to ground.
19
PLL_LOCK
O
PLL Lock, Digital Output (Active High). A high on this pin indicates that the clock multiplier
PLL has acquired lock to the reference clock input.
20
CCI_OVFL
O
CCI Overflow Digital Output, Active High. A high on this pin indicates a CCI filter overflow.
This pin remains high until the CCI overflow condition is cleared.
25 to 27, 31 to
39, 42 to 44, 48
to 50
D<17:0>
I/O
Parallel Data Input Bus (Active High). These pins provide the interleaved, 18-bit, digital, I
and Q vectors for the modulator to upconvert. Also used for a GPIO port in Blackfin
interface mode.
42
SPORT I-DATA
I
I-Data Serial Input. In Blackfin interface mode, this pin serves as the I-data serial input.
43
SPORT Q-DATA
I
Q-Data Serial Input. In Blackfin interface mode, this pin serves as the Q-data serial input.
40
PDCLK
O
Parallel Data Clock, Digital Output (Clock). See the Signal Processing section for details.
41
TxENABLE/FS
I
Transmit Enable, Digital Input (Active High). See the Signal Processing section for details.
In Blackfin interface mode, this pin serves as the FS input to receive the RFS output signal
from the Blackfin.
51
RT
I
RAM Trigger, Digital Input (Active High). This pin provides control for the RAM amplitude
scaling function. When this function is engaged, a high sweeps the amplitude from the
beginning RAM address to the end. A low sweeps the amplitude from the end RAM
address to the beginning. If unused, connect to ground or supply.
52 to 54
PROFILE<2:0>
I
Profile Select Pins, Digital Inputs (Active High). These pins select one of eight
phase/frequency profiles for the DDS core (single tone or carrier tone). Changing the state
of one of these pins transfers the current contents of all I/O buffers to the corresponding
registers. Set up state changes to the SYNC_CLK pin.
55
SYNC_CLK
O
Output System Clock/4, Digital Output (Clock). Set up the I/O_UPDATE and PROFILE<2:0>
pins to the rising edge of this signal.


Similar Part No. - AD9957_17

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9957 AD-AD9957_18 Datasheet
1Mb / 61P
   1 GSPS Quadrature Digital Upconverter
More results

Similar Description - AD9957_17

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9957 AD-AD9957_18 Datasheet
1Mb / 61P
   1 GSPS Quadrature Digital Upconverter
AD9957 AD-AD9957_07 Datasheet
1Mb / 60P
   1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
REV. 0
AD9957 AD-AD9957 Datasheet
617Kb / 38P
   1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC
Rev. PrF
AD9856 AD-AD9856 Datasheet
429Kb / 32P
   CMOS 200 MHz Quadrature Digital Upconverter
REV. B
AD9856 AD-AD9856_15 Datasheet
966Kb / 36P
   CMOS 200 MHz Quadrature Digital Upconverter
REV. C
AD9856 AD-AD9856_17 Datasheet
749Kb / 37P
   CMOS 200 MHz Quadrature Digital Upconverter
AD9857 AD-AD9857 Datasheet
551Kb / 31P
   CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
REV. 0
AD9857 AD-AD9857_04 Datasheet
1Mb / 40P
   CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
REV. C
AD9857 AD-AD9857_17 Datasheet
893Kb / 41P
   CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
AD9857 AD-AD9857_15 Datasheet
1Mb / 40P
   CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com